## OLED Push Switches

## DISTINCTIVE CHARACTERISTICS

- Organic LED Technology
- Wide View Angle of $160^{\circ}$
- Exceptional Contrast and Brightness: 50times greater Brightness than previous LCD Products, four times more enhanced Resolution
- High Resolution provides sharp, clear Images of very small Characters
- Single Power / Built in DC to DC Converter for OEL Panel
- Distinct, Long travel of 5 mm
- Sophisticated Housing for Assembly easily
- Support Parallel and Serial Interface



## GERNERAL SPECIFICATIONS

Dispaly Specifications

- Display Type: OLED
- Display Mode: Passive Matrix
- Display Color: ;onochrome (Blue Light)
- Drive Duty: 1/48 Duty
- Number of Pixels: $64 \times 48$
- Pixel Size: $0.19 x 0.19 \mathrm{~mm}$
- Pixel Pitch: $0.21 \times 0.21 \mathrm{~mm}$
- Active Area: $13.42 \times 10.06 \mathrm{~mm}$

Electrical Characteristic

- Supply Voltage: 2.4 ~ 3.3 V
- Single Voltage Control Display Module
- Built-in DC to DC Power Supply to Drive OLED
- Driver IC: SSD1306
- Interface: Parallel/Serial/68xx/80xx/4-wire SPI/I ${ }^{2} \mathrm{C}$ TYPICAL SWITCH DIMENSIONS

Mechanical Specifications

- Dimension: $24.5 \times 24.5 \times 22.3 \mathrm{~mm}$ (LxWxH)
- Window Size: $16 \times 12 \mathrm{~mm}$ (LxW)
- Active Area: $13.42 \times 10.06 \mathrm{~mm}$
- Assembly: Pitch $1.27 \mathrm{~mm} / 12$ Pin Connector*2 Assembly on PCB Easy \& Removable \& Flexible



## PIN ASSIGNMENTS

| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | Symbol | Type | Function |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | VDD | P | Power Supply for Core VDD <br> This is a voltage supply pin. It must be connected to external source. |  |  |  |  |
| 2 | VSS | G | Ground for System <br> This is a ground pin. It must be connected to external source. |  |  |  |  |
| 3 | SW | I | Terminal of Switch Normally Open |  |  |  |  |
| 4 | SW | I | Terminal of Switch Normally Open |  |  |  |  |
| $\begin{aligned} & \hline 5 \\ & 6 \end{aligned}$ | $\begin{aligned} & \hline \text { BS1 } \\ & \text { BS2 } \end{aligned}$ | I | Communication Protocol Select These pins are MCU interface selection input. See the following table: |  |  |  |  |
|  |  |  |  | 68XX-parallel | 80XX-parallel | Serial | $\mathrm{I}^{2} \mathrm{C}$ |
|  |  |  | BS1 | 0 | 1 | 0 | 1 |
|  |  |  | BS2 | 1 | 1 | 0 | 0 |
| 7 | CS\# | I | Chip Select <br> This is the chip select input. The chip is enable for MCU communication only when CS\# is pulled low. |  |  |  |  |
| 8 | RES\# | I | Power Reset for Controller and Drive <br> This is reset signal input. When the pin is low, initialization of the chip is executed. |  |  |  |  |
| 9 | D/C\# | I | Data/ Command Control <br> This pin is Data/Command control pin. When the pin is pulled high, the input at $\mathrm{D} 0 \sim \mathrm{D} 7$ is treated as display data. When the pin is pulled low, the input at D0~D7 will be transferred to the command register. |  |  |  |  |
| 10 | $\begin{aligned} & \hline \mathbf{W} / \mathbf{R} \# \\ & \text { (R/W\#) } \end{aligned}$ | I | Write or Read/Write Select <br> When 80xx interface mode is selected, the pin will be the Write (WR\#) input. <br> When interfacing to a 68 xx -series microprocessor, the pin will be used as Read/Write (R/W\#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. |  |  |  |  |
| 11 | RD\#(E) | I | Read or Read/Write Enable <br> When 80 xx interface mode is selected, the pin will be the Read (RD\#) input. <br> When interfacing to a 68 xx -series microprocessor, the pin will be used as the Enable (E) signal. Read/Write operation is initiated when this pin is pulled high and the CS\# is pulled low. |  |  |  |  |
| 12 | NC | - | Reserved Pin |  |  |  |  |
| 13~20 | D0~D7 | I | Host Data Input /Output Bus <br> These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and the D0 will be the serial clock input SCLK. When 12C mode is selected, D2 \& D1 should be tired together and serve as SDAout \& SDAin in application and D0 is the serial clock input SCL. |  |  |  |  |
| 21 | VSS | G | Ground for System <br> This is a ground pin. It must be connected to external source. |  |  |  |  |
| 22 | $\begin{aligned} & \text { VCC-C } \\ & \text { TL } \end{aligned}$ | I | OLED Driver Power Supply ON/ OFF Control When this pin is pulled high, the panel power supply will be turned ON. When this pin is pulled low, the panel power supply will be turned OFF. |  |  |  |  |
| 23 | NC | - | Reserved Pin |  |  |  |  |
| 24 | VCC | P | Voltage Output High Level for COM Signal <br> This pin is OLED driver power supply. When VCC-CTL is pulled high, the pin will be output about 9V voltage (Built in Panel Power Supply). |  |  |  |  |

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage for Logic | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 | 4 | V | 1,2 |
| Supply Voltage for Display | Vcc | 0 | 15 | V | 1,2 |
| Operating Temperature | ToP | -30 | 70 | ${ }^{\circ} \mathrm{C}$ | - |
| Storage Temperature | TsTG | -40 | 80 | ${ }^{\circ} \mathrm{C}$ | - |

Note1: All the about voltages are on the basis of "VSS $=0 \mathrm{~V}$ ".
Note2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also for normal operations, it is desirable to use this module under the conditions according to Section 6. "Electrical Characteristics", if this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

## ELECTRICAL CHARACTERISTICS

## 1. DC Characteristics

| Characteristics | Symbol | Conditions | Min | TYP | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage for Logic | $\mathrm{V}_{\mathrm{DD}}$ |  | 2.4 | 2.8 | 3.5 | V |
| Supply Voltage for Display | $\mathrm{V}_{\text {CC }}$ | Note 3 | 8.5 | 9 | 9.5 | V |
| High Level Input | VIH | Iout $=100 \mu \mathrm{~A}, 3.3 \mathrm{MHz}$ | $0.8 \times$ VDD | - | VDD | V |
| Low Level Input | VIL | Iout $=100 \mu \mathrm{~A}, 3.3 \mathrm{MHz}$ | 0 | - | $0.2 \times$ VdD | V |
| High Level Output | Vor | Iout $=100 \mu \mathrm{~A}, 3.3 \mathrm{MHz}$ | $0.9 \times$ VdD | - | Vdd | V |
| Low Level Output | Vol | Iout $=100 \mu \mathrm{~A}, 3.3 \mathrm{MHz}$ | 0 | - | $0.1 \times$ Vdd | V |
| Operating Current for $\mathrm{V}_{\mathrm{DD}}$ | Idd | Note 4 <br> Note 5 | - | $\begin{aligned} & 180 \\ & 180 \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| Operating Current for $\mathrm{V}_{\mathrm{CC}}$ | Icc | Note 4 <br> Note 5 |  | $\begin{aligned} & 1.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 2.2 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Sleep Mode Current for $\mathrm{V}_{\mathrm{DD}}$ | Idd, SLEEP |  | - | 1 | 5 | $\mu \mathrm{A}$ |
| Sleep Mode Current for $\mathrm{V}_{\mathrm{CC}}$ | Icc, SLEEP |  | - | 1 | 5 | $\mu \mathrm{A}$ |

Note 3: Brightness ( $\mathrm{L}_{\mathrm{br}}$ ) and Supply Voltage for Display ( $\mathrm{V}_{\mathrm{CC}}$ ) are subject to the change of the panel characteristics and the customer's request.
Note 4: $\mathrm{V}_{\mathrm{DD}}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=8.5 \mathrm{~V}, 50 \%$ Display Area Turn on.
Note 5: $\mathrm{V}_{\mathrm{DD}}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=8.5 \mathrm{~V}, 100 \%$ Display Area Turn on.

## 2. Optics Characteristics

| Characteristics | Symbol | Conditions | Min | TYP | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Brightness | Lbr | With Polarizer <br> (Note 3) | 40 | 60 | - | $\mathrm{Cd} / \mathrm{m}^{2}$ |
| C.I.E.(Blue) | (x) | Without Polarizer | 0.12 | 0.16 | 0.20 | $\mathrm{Cd} / \mathrm{m}^{2}$ |
|  | (y) |  | 0.22 | 0.26 | 0.30 |  |
| Dark Room Contrast | CR |  | - | $>2000: 1$ | - | "Cd $/ \mathrm{m}^{2}$ |
| View Angle |  |  | $>160$ | - |  | degree |

* Optical measurement taken at $\mathrm{V}_{\mathrm{DD}}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=8.5 \mathrm{~V}$


## OLED Push Switches

64x48 Monochrome (0.66") OLED Switches

TIMING CHART

1. 68XX -Series MPU Parallel Interface Timing Characteristics

| Symbol | Description | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| tcycle | System Cycle Time | 300 | - | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 0 | - | ns |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 0 | - | ns |
| $\mathrm{t}_{\mathrm{DSW}}$ | Write Data Setup Time | 40 | - | ns |
| $\mathrm{t}_{\mathrm{DHW}}$ | Write Data Hold Time | 7 | - | ns |
| $\mathrm{t}_{\mathrm{DHR}}$ | Read Data Hold Time | 20 | - | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Disable Time | - | 70 | ns |
| $\mathrm{t}_{\mathrm{ACC}}$ | Access Time | - | 140 | ns |
| $\mathrm{PW}_{\mathrm{CSL}}$ | Chip Select Low Pulse Width (Read) | 120 | - | ns |
|  | Chip Select Low Pulse Width (Write) | 60 | - |  |
| $\mathrm{PW}_{\mathrm{CSH}}$ | Chip Select High Pulse Width (Read) | 60 | - | ns |
|  | Chip Select High Pulse Width (Write) | 60 | - |  |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time |  | 15 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time |  | 15 | ns |

* $\left(\mathrm{VDD}-\mathrm{VSS}=2.4 \mathrm{~V}\right.$ to $\left.3.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$



## OLED Push Switches

## 64x48 Monochrome (0.66") OLED Switches

## TIMING CHART

2. 80XX -Series MPU Parallel Interface Timing Characteristics

| Symbol | Description | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| tcycle | Control Cycle Time | 300 | - | ns |
| tas | Address Setup Time | 10 | - | ns |
| tah | Address Hold Time | 0 | - | ns |
| tosw | Write Data Setup Time | 40 | - | ns |
| tohw | Write Data Hold Time | 7 | - | ns |
| tDhr | Read Data Hold Time | 20 | - | ns |
| tor | Output Disable Time | - | 70 | ns |
| $\mathrm{taCC}^{\text {a }}$ | Access Time | - | 140 | ns |
| $t_{\text {PWLR }}$ | Read Low Time | 120 | - | ns |
| $t_{\text {PWLW }}$ | Write Low Time | 60 | - | ns |
| $t_{\text {PWHR }}$ | Read High Time | 60 | - | ns |
| $\mathrm{t}_{\text {PWHW }}$ | Write High Time | 60 |  | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip Select Setup Time | 0 | - | ns |
| $\mathrm{t}_{\text {CSH }}$ | Chip Select Hold Time to Read Signal | 0 | - | ns |
| $\mathrm{t}_{\text {CSF }}$ | Chip Select Hold Time | 20 | - | ns |
| tr | Rise Time |  | 15 | ns |
| tF | Fall Time |  | 15 | ns |

*(VDD-VSS=2.4V to 3.5 V , TA=25区 )


## OLED Push Switches

## TIMING CHART

## 7. Series Interface Timing Characteristics

| Symbol | Description | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| tcycle | Clock Cycle Time | 250 | - | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Setup Time | 150 | - | ns |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time | 150 | - | ns |
| tcss | Chip Select Setup Time | 120 | - | ns |
| tcsh | Chip Select Hold Time | 60 | - | ns |
| tbsw | Write Data Setup Tim | 50 | - | ns |
| tdhw | Write Data Hold Tim | 15 | - | ns |
| tclkL | Serial Clock Low Time | 100 | - | ns |
| tcleh | Serial Clock High Time | 100 |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | - | 15 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | 15 | ns |

$*\left(\mathrm{VDD}-\mathrm{VsS}=2.4 \mathrm{~V}\right.$ to $\left.3.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$


## OLED Push Switches

## TIMING CHART

| Symbol | Description | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| tcycle | Clock Cycle Time | 2.5 | - | us |
| $\mathrm{t}_{\text {HSTART }}$ | Start Condition Hold Time | 0.6 | - | us |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold Time (for "SDA ${ }_{\text {out }}$ " Pin) | 0 | - | ns |
|  | Data Hold Time (for "SDAIN" Pin) | 300 |  |  |
| $\mathrm{t}_{\text {SD }}$ | Data Setup Time | 100 | - | ns |
| $\mathrm{t}_{\text {SSTART }}$ | Start Condition Setup Time (Only relevant for a repeated Start condition) | 0.6 | - | us |
| $\mathrm{t}_{\text {SSTOP }}$ | Stop Condition Setup Time | 0.6 | - | us |
| tr | Rise Time for Data and Clock Pin |  | 300 | ns |
| tF | Fall Time for Data and Clock Pin |  | 300 | ns |
| tidee | Idle Time before a New Transmission can Start | 1.3 |  | us |

$*\left(\mathrm{VDD}-\mathrm{VSS}=2.4 \mathrm{~V}\right.$ to $\left.3.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$


## FUNCTION SPECIFICATION

## 1 Command

Refer to the Technical Manual for the SSD1306 - Revision 1.2

## 2 Power Down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.

## Power up Sequence

1. Power up Vdd
2. Send Display off Command
3. Initialization
4. Clear Screen
5. Power up Vcc
6. Delay 100 ms (When Vdd is stable)
7. Send Display on Command

## Power down Sequence

1. Send Display off command
2. Power down Vcc
3. Delay 100 ms (When Vcc is reach 0 and panel is completely discharges)
4. Power down Vdd


## FUNCTION SPECIFICATION

## 3 Reset Status

When RES\# input is low, the chip is initialized with the following status:

1. Display is OFF
2. $132 \times 64$ Display mode
3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
4. Shift register data clear in serial interface
5. Display start line is set at display RAM address 0
6. Column address counter is set at 0
7. Normal scan direction of the COM outputs
8. Contrast control register is set at 80 h
9. Normal display mode (Equivalent to A4h command)

## COMMAND APPLICATION EXAMPLE

Command usage and explanation of an actual example

## <Initialization>

```
OLED_VCC_CTL=0; //Off power up Panel Vcc
OLED_RESET=0; //Reset driver IC for 100ms
Delay_100ms (1);
OLED_RESET=1;
Set_Display_Off (0xAE, 0x00);
Set_Display_Clock (0xD5, 0x80);
Set_Multiplex_Ratio(0xA8, 0x2F);
Set_Display_Offset(0xD3, 0x00);
Set_Start_Line(0x40,0x00);
Set_Master_Config(0xAD, 0x8E);
Set_Addressing_Mode(0x20, 0x02);
Set_Segment_Remap(0xA1,0x01);
Set_Common_Remap(0xC8);
Set_Common_Config(0xDA, 0x12);
Set_Contrast_Control(0x81, 0xCF);
Set_Precharge_Period(0xD9, 0xD2);
Set_VCOMH(0xDB, 0x34);
Set_Entire_Display(0xA4);
Set_Inverse_Display(0xA6);
Fill_RAM(0x00);
OLED_VCC=1;
Delay_100ms(1);
    Set_Display_On(0xAF); // Display On (0x00/0x01)
```

If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

## OLED Push Switches

## RELIABILITY

| Item | Conditions | Criteria |
| :--- | :--- | :--- |
| High Temperature Operation | $70^{\circ} \mathrm{C}, 240 \mathrm{hrs}$ |  |
| Low Temperature Operation | $-30^{\circ} \mathrm{C}, 240 \mathrm{hrs}$ | The operational <br> functions work |
| High Temperature Storage | $80^{\circ} \mathrm{C}, 240 \mathrm{hrs}$ |  |
| Low Temperature Storage | $-40^{\circ} \mathrm{C}, 240 \mathrm{hrs}$ |  |
| High Temperature / Humidity Operation | $60^{\circ} \mathrm{C}, 90 \% \mathrm{RH}, 120 \mathrm{hrs}$ |  |
| Thermal Shock | $-40^{\circ} \mathrm{C}<=>85^{\circ} \mathrm{C}, 24$ cycles |  |

*The samples used for the above test do not include polarizer.
*No moisture condensation is observed during test.

## 2 Lifetime

End of lifetime is specified as $50 \%$ of initial brightness

| Parameter | Min | Max | Unit | Condition | Notes |
| :--- | :---: | :---: | :---: | :--- | :---: |
| Operating Life Time | 10,000 | - | hr | $60 \mathrm{~cd} / \mathrm{m}^{2}, 50 \%$ checkerboard | $*$ |
| Storage Life Time | 20,000 | - | hr | $\mathrm{Ta}=25^{\circ} \mathrm{C}, 50 \% \mathrm{RH}$ |  |

*The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

## 3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at $23 \pm 5^{\circ} \mathrm{C} ; 55 \pm 15 \% \mathrm{RH}$.

